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Abstract- When a Power Factor Corrector (PFC) is designed with a relatively fast output-voltage feedback loop, the 
static and the dynamic behaviour of the power stage is different to that obtained with a slow output-voltage feedback loop. 
This is because of the influence of the voltage ripple that is present on the control signal. This voltage ripple generates a 
“parasitic” feedback loop, which is different to the “desired” one (the dc output-voltage feedback loop). The effect of this 
“parasitic” feedback loop can be integrated into the power stage model in such a way that a new model for the power stage 
is obtained. Assuming this model, the only feedback loop is the one corresponding to the dc output voltage, i.e., the 
“desired” output-voltage feedback loop. The design of this feedback loop determines the final dynamic behaviour of the 
PFC, which can be optimized to achieve the maximum bandwidth compatible with compliance with existing regulations 
regarding the injection of line harmonics and PFC stability. The main objective of this paper is thus to determine the 
maximum crossover angular frequency, ω0, compatible with a desired value of the phase margin, φm, and which complies 
with EN 61000-3-2 regulations in all possible classes of equipment (A, B, C and D) when a standard compensator (a PI 
with one additional pole) is used. The results obtained show that the maximum bandwidth attainable by a PFC strongly 
depends on its Class. This maximum bandwidth depends on the power processed by the converter in the case of equipment 
classified as Class A or Class B. However, the maximum bandwidth attainable for equipment belonging to Class C or to 
Class D does not depend on the power processed and is always higher in the case of Class D than in that of Class C.  
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I. INTRODUCTION 
Figure 1.a shows the general scheme of an active Power Factor Corrector (PFC) controlled by an analog multiplier, which is the 
most widely-used circuitry to control converters of this type. The standard design of the output-voltage feedback loop shown in 
this figure implies low ripple on the control signal, vA, to avoid line current distortion [1, 2]. However, this design causes low 
bandwidth in the output-voltage feedback loop, which limits the transient response of the PFC [2, 3]. To achieve a faster transient 
response, the bandwidth of the voltage-loop compensator, AR, must be relatively high [2, 3]; consequently, considerable voltage 
ripple appears on the control signal, vA (Fig. 1.b). Although some solutions have been proposed to cancel this voltage ripple while 
conserving a fast response [3-11], their implementations are not easy in the case of low-cost PFCs. Thus, the easiest way to 
achieve a fast response is to allow the aforementioned ripple to be present on vA [12] by using a standard compensator (such as the 
one shown in Fig. 1c) designed to have a relatively wide bandwidth.   
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As given in [12], the line current distortion due to the voltage ripple on vA has a limited effect on the compliance with EN 
61000-3-2 regulations. It should be noted that these regulations only impose the condition that the harmonic content of the line 
current must be lower than the limits imposed by them. As a consequence of this, many authors have introduced PFC topologies 
with non-sinusoidal (but with limited harmonics) line current waveforms [13-20]. 
With an appreciable ripple on the control voltage vA, both the static [21] and dynamic [22] behaviour of the PFC vary in relation 
to that corresponding to design AR with low-bandwidth. An average small-signal model was developed in [22] to study this 
dynamic behaviour. Taking into account this model, the main objective of the present paper is to determine the maximum 
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Fig. 1: a) PFC with a wide bandwidth compensator in the output-voltage feedback loop. b) Main waveforms. c) 
Implementation of the error amplifier circuitry (voltage subtraction, error amplification and compensation network).    
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bandwidth that a PFC with a standard compensator can attain. This maximum bandwidth must be compatible with two very 
important requirements of any PFC: 
◦ The PFC must comply with EN 61000-3-2 regulations [23, 24]. 
◦ The PFC must be stable and its phase margin must be reasonable (e.g., greater than 45º). 
 
II. REVIEWING THE  STATIC AND DYNAMIC BEHAVIOUR OF PFCS WITH AN APPRECIABLE RIPPLE IN THE  OUTPUT-VOLTAGE 
FEEDBACK LOOP 
The voltage and the current at the input of the power stage shown in Fig. 1 can be written as follows: 
)tsin(v)t(v LgpLg ω=ω ,   (1)                   
 
M
ALgp
Lg K
)t(v)tsin(v
)t(i
ω=ω ,   (2) 
where vgp is the peak value of vg(ωLt), ωL is the line angular frequency, KM is a constant determined by the controller and vA(t) is 
the voltage at the compensator output. This voltage can be rewritten as follows:  
)t(vv)t(v AacAdcA += ,                 (3)           
)t2sin(v)t(v LLAacpAac φ−ω= ,  (4) 
where vAdc is the dc component of vA(t), vAac(t) is its ac component, vAacp is the amplitude of vAac(t) and φL is its phase lag angle as 
given in Fig. 1.b (i.e., the delay time between the zero crossing of the line voltage and the zero crossing of the ripple on vA is 
φL/2ωL).  Note that only a component of twice the line frequency has been considered as the ac component of vA(t). This is 
because the only significant harmonic in the voltage ripple across the bulk capacitor CB is the one of twice the line frequency 
(second harmonic), the remaining harmonics having been considerably filtered by this capacitor [21]. 
The relative value of the voltage ripple on vA(t) is defined as follows: 
 
Adc
Aacp
v
v
k = .                                                (5) 
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Therefore the voltage ripple can be defined by means of only two parameters: its amplitude, vAacp, and its phase lag angle, φL. 
As the voltage ripple amplitude can be related to vAdc through k (5), then vAdc, k and φL fully define the normalized state of the 
control variable vA(t). 
As a consequence of having voltage ripple on the control signal, vA(t), all the static [21] and dynamic [22] electrical quantities 
of the PFC vary in relation to those corresponding to the standard design case [25], i.e., with a control signal with no ripple. In 
fact, the control signal vA(t) is defined by three quantities: 
◦ One “desired” control variable, vAdc, which is the only existing control variable in standard designs (with a control signal with 
no ripple, [25]). 
◦ Two “parasitic” control variables, vAacp and φL, which define the voltage ripple on vA(t).  
The “desired” control variable determines a “desired” feedback loop, whereas the “parasitic” control variables determine a 
“parasitic” feedback loop with two different branches (see Fig. 2) corresponding to the amplitude of the voltage ripple, vAacp, and 
its phase lag angle, φL. As the parasitic feedback loop corresponds to the voltage component with twice the line frequency, the 
gain of the compensator AR at 2ωL determines the values of vAacp and φL through AR2ωL and φR2ωL, which are the magnitude and 
the phase lag angle, respectively, of AR at twice the line frequency. 
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Fig. 2: Block diagram of the circuit shown in Fig. 1.a. 
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Another important consequence of having voltage ripple on vA(t) is that the current injected by the power stage into the CB-RL 
cell (io in Fig. 1.a) is also different in this case. From [21], the dc component of io is: 
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v
v
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vK4
vv
R
vi L
Adc
Aacp
oM
Adc
2
gp
L
o
odc φ+== ,                         (6) 
whereas the component of twice the line frequency has an amplitude:   
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p2o sinvv2vvvK2
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and a phase lag angle: 
LAacp
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L
L
2io cosv
sinvv
arctan
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sink1arctan φ
φ+=φ
φ+=φ .                (8) 
These quantities (iodc, io2p and φio2) are of primary concern in the modelling of a PFC with voltage ripple on vA(t), because they 
determine its static and dynamic behaviour. The output voltage ripple amplitude and its phase lag angle can be easily calculated 
from (7) and (8):  
L
L
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π+φ
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where vo2p and φvo2 are, respectively, the amplitude and phase lag angle of the voltage ripple component of twice the line 
frequency and φRLCB ≈ π/2 is the phase lag angle of the CB-RL output cell at twice the line frequency. Moreover, the evaluation of 
the gain (magnitude and phase) of the output-voltage feedback loop at the ripple frequency [21] yields (see Fig. 1.a and Fig. 2):      
L2Rp2oAacp Avv ωβ= ,            (11) 
L2R
L
L
L2R2voL 2cosk
sink1
arctan ωω φ+π−φ
φ+=φ+π−φ=φ ,        (12) 
where AR2ωL and φR2ωL are the magnitude and the phase lag angle of AR at twice the line frequency (i.e., 2ωL). Moreover, the value 
of φL can be found from (12) after using some trigonometric relationships and taking into account (5): 
2
cos
v
v
cosar L2RL2R
Adc
Aacp
L
π−φ+⎟⎟⎠
⎞
⎜⎜⎝
⎛ φ=φ ωω .  (13).  
 7
The notation used in the following modelling process is the usual one, i.e., capital letters have been used to describe steady-state 
quantities, while lower-case letters with hats have been employed for the perturbations of the same quantities. 
Static behaviour 
The amplitude of the relative output-voltage ripple can be easily calculated taking into account the steady state of vo and vo2p 
given in (6) and (9):  
L
L
2
LBLo
p2o
2v sinK2
sinK2K1
CR
1
V
V
r Φ+
Φ++⋅ω==  .    (14)    
where K and ΦL are the steady-state values of k and φL. Moreover, the steady-state versions of (11) and (12) allow us to determine 
the gain (magnitude and phase lag angle) of the error amplifier at 2ωL (i.e., AR2ωL and φR2ωL) from given values of K and ΦL, as 
follows:  
 β=β=ω o2v
Adc
p2o
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KV
V
KVA ,                             (15)                              
L
L
LL2R cosK
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2 Φ
Φ+−π+Φ=φ ω .             (16)   
As previously mentioned, the voltage ripple on the control signal vA causes line current distortion at the input of the PFC. From 
(2-6), the steady-state value of the current at the input of the power stage, ig(ωLt), and of the line current, igL(ωLt), (see Fig.1.a) can 
be easily calculated: 
[ ] tsin
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Equation (18) shows that the steady-state value of the input current only has components of ωL and 3ωL. After applying some 
trigonometric relationships, the amplitude of its first and third harmonic can be easily calculated: 
)sinK2(
sinKK25.01
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V4I
L
L
2
Lgp
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o
p1gL Φ+
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)sinK2(
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Moreover, the rms value of the line current in steady-state will be: 
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Equations (19), (20) and (21) are of primary concern to determine compliance with the regulations regarding line current 
distortion.  
Dynamic behaviour 
The average small-signal model of a PFC with appreciable voltage ripple in the output-voltage feedback loop was obtained in 
[22] following a similar process to that proposed in [25]. However, the process followed in the present case has taken into account 
the influence of the variations (perturbations) of not only vAdc, but also the variations of vAacp and φL in the modelling process. The 
first stage of the modelling process is to perturb both the dc and ac components of the current injected into the output CB-RL cell 
given by (6) and (7): 
o5L4Aacp3Adc2gp1odc vˆGˆGvˆGvˆGvˆGiˆ +φ+++= ,            (22) 
o11L10Aacp9Adc8gp7p2o vˆGˆGvˆGvˆGvˆGiˆ +φ+++= ,                (23) 
where the value of the partial transfer function Gx are shown in Table 1. The perturbed values of the dc component of the output 
voltage vo are related to the perturbed value of iodc through the following equation:  
odc
BL
L
odc6odc iˆsCR1
Riˆ)s(Gvˆ +== ,                                 (24) 
 and the perturbations of the output voltage ripple are related to the perturbed value of io2p through the impedance of the output CB-
RL cell at twice the line frequency:  
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Table 1: Partial transfer functions obtained in the average small-signal modelling. 
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1iˆGvˆ ω== ,    (25) 
Moreover, the variations of vo2p and vAacp are related by the feedback loop through (11) and the variations of vAdc, vAacp and φL 
are related to each other through (13):   
p2oL2RAacp vˆAvˆ β= ω ,                                (26) 
Aacp13Adc12L vˆGvˆGˆ +=φ .                                             (27) 
 The relationships obtained between all the perturbed quantities can be summarized in the block diagram shown in Fig. 3. As this 
figure shows, a “parasitic” feedback loop (with several branches) appears. However, this complex block diagram can be reduced 
to a simpler one, as in Fig. 4 [22]. The values of the main functions shown in this figure are given in Table 2. As this table shows, 
the transfer function between the control and the dc output voltage (i.e., GvAdc(s)), the open-loop output impedance (i.e., Zo(s)) and 
the frequency of the power stage pole (i.e., ωP) depend on the static value of k and φL (i.e., K=VAacp/VAdc and ΦL) through the 
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Fig. 3: Block diagram obtained establishing the relationships between all the perturbed quantities.  
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dimensionless parameter μ (see Table 2). Similarly, the dimensionless parameter σ determines the transfer function between input 
and output voltage. 
The values of μ for different values of K and ΦL are given in Fig. 5. As this figure shows, μ becomes 1 when the relative ripple 
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Fig. 4: Final block diagram. 
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Table 2: Main transfer functions shown in Fig. 4 and some of their design parameters. 
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Fig. 5: Values of μ as a function of ΦL and K.  
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K is zero; in this case, the model thus obtained coincides with that obtained in [25] for PFCs with no ripple on vA. The maximum 
value of μ is 1.33 (corresponding to K = 1 and ΦL = 90º), whereas the minimum value of μ is 0.66 (corresponding to K = 1 and ΦL 
= -24.8º).  
Modelling with line voltage feedforward  
The steady-state value of the average input power processed by the PFC shown in Fig. 1.a can be easily calculated from (1)-(5) 
as follows: 
)sinK2(
K4
V2V
dt)t(I)t(VP L
M
Adcgp
0
LgLg
L
gav
L Φ+=ωωπ
ω= ∫ωπ . (28) 
As this equation shows, the value of VAdc strongly depends on the value of Vgp for a given average input power. Due to this fact, 
the value of the GvAdc(s) (see Table 2) will vary when the line changes (e.g., from the values corresponding to the minimum 
American line voltage to the maximum European one, in the case of Universal line voltage).  As is very well known [2], this 
problem can be overcome by adding an additional loop (see Fig. 6), which is a feedforward loop. Therefore, (2) becomes in this 
case:   
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Fig. 6: Line voltage feedforward in the PFC shown in Fig. 1.a.  
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)t(v)tsin(v
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ω=ω . (29) 
where K’M is a new constant determined by the controller (as in the case of  KM in (2)) and  vFF is the voltage coming from the 
rectified line voltage after passing through a low-pass filter to obtain its average value. This filter is assumed to remove all the ac 
components: therefore, the steady-state values of vFF and of the peak value of the line voltage (i.e., vgp) are related as follows:  
gpFF V
2V π= .                        (30) 
The only difference between (2) and (29) is that K’Mv2FF appears in the denominator of the input current equation instead of KM. 
As all the partial transfer functions can be expressed without using KM, all of them retain the values given in Table 1 when line 
voltage feedforward is used. However, some differences arise due to the dynamics associated with the low-pass filter. Thus, (6) 
and (7) become: 
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After perturbing these equations and bearing in mind that the value of vFF can also be perturbed, we obtain:  
FF1FFo5L4Aacp3Adc2gp1odc vˆGvˆGˆGvˆGvˆGvˆGiˆ ++φ+++= ,            (33) 
FF2FFo11L10Aacp9Adc8gp7p2o vˆGvˆGˆGvˆGvˆGvˆGiˆ ++φ+++= ,           (34) 
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the rest of the partial transfer function Gx being the same as those shown in Table 1. Comparing the values of GFF1, G1, GFF2 and 
G7 and taking into account (30), (35) and (36) become: 
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11FF G2
G π−= ,                        (37) 
72FF G2
G π−= ,                        (38) 
Moreover, the perturbations of vgp and vFF are related through the average-to-peak conversion ratio of a half-sinusoid (i.e., 2/π) 
and the low-pass filter transfer function (i.e., FLP(s)) as follows: 
gpLPFF vˆ)s(F
2vˆ π= ,                          (39) 
Substituting (37), (38) and (39) in (33) and (34), we obtain: 
o5L4Aacp3Adc2gp1odc vˆGˆGvˆGvˆGvˆ)s('Giˆ +φ+++= ,            (40) 
o11L10Aacp9Adc8gp7p2o vˆGˆGvˆGvˆGvˆ)s('Giˆ +φ+++= ,           (41) 
where: 
( ))s(F1GG)s(F2G)s('G LP11FFLP11 −=π+= ,            (42) 
( ))s(F1GG)s(F2G)s('G LP72FFLP77 −=π+= .           (43) 
Therefore, the block diagram shown in Fig. 3 is also valid for the case of having line voltage feedforward if we replace G1 and 
G7 with G’1(s) and G’7(s), respectively. As the transfer function of the low-pass filter at dc is 1 (i.e., FLP(0) = 1), then G’1(0) = 0 
and G’7(0) = 0, which means that the feedforward cancels the influence of the line voltage over the output voltage in steady-state 
conditions. On the other hand, when the peak value of the line voltage varies relatively fast, then FLP(s) << 1 (low-pass filter) and 
the PFC operates as in the case of not having line voltage feedforward (i.e., G’1(s) = G1 and G’7(s) = G7).  
The reduction of the block diagram shown in Fig. 3 to obtain the one shown in Fig. 4 is also valid in this case. The only change 
in the values of the final blocks given in Table 2 corresponds to the transfer function Gvg(s), whose value is now: 
  
( )
P
LP
gp
o
vg s1
)s(F1
V
V)s(G
ω+
−⋅σ= .           (44) 
This final transfer function also shows that the line voltage feedforward will cancel slow line voltage variations (FLP(s) ≈ 1) and 
that it will not cancel fast line voltage variations (FLP(s) ≈ 0).  
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III. CLOSING THE OUTPUT-VOLTAGE FEEDBACK LOOP               
Once the average small-signal model is known, the next step is to close the feedback loop. Let us assume a standard 
compensator such as the one shown in Fig. 1.c (PI with one additional pole), the transfer function of which is:       
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The zero defined by ωΑz is usually chosen to minimize the dc error in Vo and its angular frequency is much lower than the 
angular frequency of the main error amplifier pole ωAp (e.g., ωΑz= ωAp/50, as shown in Fig. 7).  This means that the behaviour of 
AR at frequencies around the crossover frequency of the voltage feedback loop will be dominated by ARm and ωAp. Thus, we can 
approximate AR(s) as follows:  
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Fig. 7: Bode plots corresponding to the compensator shown in Fig. 1.c (Equation (45)) and 
its approximate values near the crossover frequency of the overall loop (Equation (46)). 
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Therefore, the loop gain will be: 
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The magnitude and the phase lag angle of T(s) in the frequency domain will be:  
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The Bode plots corresponding to the transfer function between the output voltage vo and the control voltage vA (i.e., GvAdc(s)) are 
given in Fig. 8.a, whereas Fig. 8.b shows the Bode plots corresponding to T(s). As this figure shows, (46) can be used instead of 
(45) to determine the loop stability because both equations coincide near the crossover frequency ω0. 
Also in the frequency domain, the magnitude and the phase lag angle of AR(s) at twice the line frequency (see Fig. 7) can be 
easily calculated from (46): 
2
Ap
L
Rm
L2R
21
AA
⎟⎟⎠
⎞
⎜⎜⎝
⎛
ω
ω+
=ω ,                      (50) 
⎟⎟⎠
⎞
⎜⎜⎝
⎛
ω
ω=φ ω
Ap
L
L2R
2arctan .                       (51) 
Taking into account (50) and (15), (48) becomes:  
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Moreover, the value ωAp can now be calculated from (16) and (51) after taking into account some trigonometric relationships:  
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Finally, from the definition of crossover angular frequency (ω0) and phase margin (φm), we obtain (see Fig. 8.b):  
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We now have a system of 8 simultaneous equations (i.e., (14), (15), (50), (53), (54), (55) and the definitions of μ and ωP in Table 
2), 8 known parameters (i.e., the line angular frequency ωL, the load resistance RL, the output voltage Vo, the gain of output-
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Fig. 8: a) Bode plots corresponding to the power stage. b) Bode plots corresponding to the overall feedback loop 
when AR is approximated by Equations (45) and (46). 
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voltage sensor β, the desired dc value of the control voltage VAdc, the desired phase margin φm, the desired crossover angular 
frequency ω0, and the desired relative output ripple rv) and 8 unknown variables (K, ΦL, μ, ΑR2ωL, ARm, ωAp, ωP and CB). Therefore, 
the design of the voltage feedback loop can now be carried out. 
After solving the aforementioned system of simultaneous equations using Mathcad, we obtain the plots given in Fig. 9.a and Fig. 
9.b. The former shows the required values of K as a function of both the desired phase margin φm and of the desired normalized 
crossover frequency ω0/ωL, whereas the latter shows the required values of ΦL also as a function of the desired values of both φm 
and ω0/ωL. Both figures show that the maximum crossover frequency with a reasonable phase margin is always around 1.5ωL, 
because K must always be smaller than 1 (this is because the instantaneous value of vA cannot be negative). In summary, the plots 
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Fig. 9. Required values of K (a) and ΦL (b) as a function of the desired values of ω0/ωL and φm for two 
different values of the output voltage ripple rv2. 
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shown in Fig. 9 allow us to calculate the values of K and ΦL as a function of the desired feedback-loop crossover frequency and 
phase margin. 
The normalized values of the error amplifier pole, ωAp/ωL, and the dc gain, ARm, as a function of both the phase margin, φm, and 
of the normalized crossover frequency, ω0/ωL, are given in Fig. 10. These plots allow us to calculate the compensator needed for 
the desired feedback-loop crossover frequency and phase margin.  
Although we have already obtained the information to determine the compensator needed to guarantee a desired crossover 
frequency (i.e., a desired PFC bandwidth ω0) with a reasonable degree of stability (i.e., a desired φm), the design procedure is still 
not complete. This is because the line-current harmonic content corresponding to the values of K and ΦL obtained from Fig. 9 
have not yet been checked. In fact this harmonic content should be low enough to guarantee either reasonable values of the Power 
Factor (PF) and of the Total Harmonic Distortion (THD) or compliance with any regulation regarding low-frequency line 
harmonics.   
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Fig. 10: ωAp/ωL (a) and ARm·rv2·Vo·β/VAdc (b) as a function of ω0/ωL and φm for two values of the output voltage 
ripple.  
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The relationship between the control signal ripple (i.e., K and ΦL) and the harmonic content (i.e., PF and THD) can be easily 
obtained from (19), (20), (21) and (28), especially bearing in mind that the only significant line harmonic is the third one:  
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From the relationships shown in Fig. 9 between the control signal ripple (i.e., Κ and ΦL) and the feedback-loop behaviour (i.e., 
ω0/ωL and φm) and from (56) and (57), we can easily obtain the plots shown in Fig. 11, where the PF and THD are given as 
functions of the behaviour of the feedback loop. 
Although knowledge of the values of PF and THD as functions of the desired ω0/ωL and φm values is very interesting, it is of 
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Fig. 11: PF (a) and THD (b) as a function of ω0/ωL and φm for two values of the output voltage ripple. 
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greater interest to establish the relationships between these desired feedback-loop values and current regulations regarding the 
harmonic content in the line, i.e., EN 61000-3-2 regulations [23, 24].    
IV.  COMPLYING WITH EN 61000-3-2 REGULATIONS  
As is very well known, any piece of equipment can be classified into four classes according to EN 61000-3-2 regulations: 
Class A 
For equipment classified as belonging to Class A, the limit for the third harmonic is 2.3 A rms when the line voltage is 230 V 
rms. Note that this limit is an absolute value and does not depend on the power handled by the piece of equipment. The peak value 
of the third harmonic (the only significant line harmonic when there is ripple of twice the line frequency on the control signal vA) 
is given by (20). Taking into account (28), this equation can be rewritten as follows: 
)sinK2(
K
V
P2
I
Lgp
gav
p3gL Φ+⋅= .       (58) 
The maximum power compatible with the regulations for Class A can be easily calculated by substituting the peak values of 
aforementioned rms current and voltage values (2.3 A rms and 230 V rms) in (58): 
K
)sinK2(529P LAmax_g
Φ+= .     (59) 
           
The plot given in Fig. 12.a was obtained from the relationships between the control signal ripple (i.e., K and ΦL) and feedback-
loop behaviour (i.e., ω0/ωL and φm). As this figure shows, a PFC classified as Class A can process up to about 1 kW with a 
crossover frequency of 75 Hz (European line) or 90 Hz (American line) and with a phase margin of around 60º. This power 
increases to more than 2.5 kW if the crossover frequency coincides with the line frequency (i.e., 50 Hz in the case of the European 
line or 60 Hz in the American case). 
Class B 
In this case, the limits for each harmonic are also absolute values, which means that they do not depend on the power processed 
by the PFC. The only difference in relation to Class A is that these limits are slightly higher. Thus, the limit for the third harmonic 
is 3.45 A rms when the line voltage is 230 V rms. The maximum power compatible with EN 61000-3-2 in Class B equipment can 
be easily calculated by following the same procedure as for Class A:  
 21
K
)sinK2(5,793P LBmax_g
Φ+= .          (60) 
The relationships between the control signal ripple and feedback-loop behaviour leads to the plot given in Fig. 12.b. In this case, 
the PFC can process up to about 1.5 kW with a crossover frequency of 75 Hz (European line frequency) or 90 Hz (American line 
frequency), with a phase margin of 60º. This power increases to more than 3.6 kW when the crossover frequency coincides with 
the line frequency and the phase margin is likewise 60º. 
Class C 
In this class, the limit imposed on the rms value of the third harmonic depends on the PF and on the rms value of the first 
harmonic as follows: 
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Fig. 12: Pgmax versus ω0/ωL and φm for Class A (a) and for Class B (b) equipment for two values of the output 
voltage ripple. 
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After substituting (19), (20) and (57) in (61), we obtain: 
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The relationships between the control signal ripple and the behaviour of the feedback loop leads to the plot given in Fig. 13. As 
this figure shows, compliance in Class C equipment is slightly more difficult. Thus, if a phase margin of around 60º is desired, 
then the maximum crossover frequency is about 62 Hz (European line) or 74 Hz (American line), regardless of the power 
processed by the PFC. 
Class D 
As regards Class D equipment, compliance is not possible only when -π/2 < ΦL < -π/4 and 1 > K > 0.878 at the same time [21]. 
As this set of values of ΦL and K is not attainable using a standard compensator, compliance is thus always guaranteed.  
V. DESIGN EXAMPLES    
To illustrate the use of the plots given in Fig. 9-13 for the design of fast-response PFCs, several design examples are presented 
in this section. 
 Design Example 1  
Design a PFC with rv2=1%, φm=70º, PF ≥ 0.9, THD ≤ 20 and an overall bandwidth as high as possible. In this case the more 
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Fig. 13: Values of φm and ω0/ωL that comply for Class C equipment. 
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restrictive case is THD ≤ 20, which corresponds to ω0/ωL = 0.95 (see Fig 11.b) instead of the case of PF ≥ 0.9, which corresponds 
to ω0/ωL = 1.24 (see Fig. 11.a). Therefore, the maximum bandwidth attainable in these conditions is ω0 = 0.95ωL, which means 
47.5 Hz in the case of the European line and 57 Hz in the case of the American line. Also from Fig. 11.a, the value of the PF is 
0.963. According to Fig. 10.a, the value ωAp/ωL corresponding to ω0/ωL = 0.95 is ωAp/ωL = 2.3, which means that the pole of the 
compensator AR must be placed at 115 Hz (for the European line) and at 138 Hz (for the American line).  The value of the product 
ARm·rv2·Vo·β/VAdc can be directly obtained from Fig. 10.b (ARm·rv2·Vo·β/VAdc = 0.59), thus allowing the calculation of ARm. The 
values of K and ΦL are easily determined from the plots shown in Fig. 9 (K = 0.44 and ΦL = 21.6º). Moreover, if the PFC is used 
in a piece of equipment classified as Class A, the maximum power processed by the PFC compatible with the regulations will be 
Pgmax = 2.59 kW (from Fig. 12.a), whereas if it is classified as Class B, this maximum power will be determined by the limit of 
application of the EN 61000-3-2 regulation (i.e., 3.68 kW). The obtained values of K and ΦL satisfy (62) (i.e., 0.212 > 0.147), 
which means that this PFC also complies with the regulations for Class C. Of course, it also complies in the case of Class D 
equipment, like any PFC with the standard proposed compensator. Finally, the main waveforms (for the design in the case of 
Class A) and the Bode plots of the overall feedback loop are given in Fig. 14.a.   
Design Example 2  
Design a 1.5 kW, Class A PFC with rv2=5%, φm=60º and an overall bandwidth as high as possible. In this case, the value of 
ω0/ωL can be obtained from Fig. 12.a (ω0/ωL = 1.42), which means that the bandwidth is 71 Hz (European Line) or 85.2 Hz 
(American Line). The PF and THD values are 0.898 and 33.4 %, respectively (from Fig. 11). The compensator parameters 
obtained from Fig. 10 are ωAp = 1.81ωL (90.5 Hz for the European line and 108.6 Hz for the American line) and ARm =  
1.17VAdc/(rv2·Vo·β). Finally, the values of K and ΦL obtained from Fig. 9 are 0.78 and 16.2º, respectively. The obtained values of 
K and ΦL do not satisfy (62) (i.e., 0.212 < 0.263), which means that this PFC does not comply with the regulations for Class C 
equipment. Finally, the main waveforms and the Bode plots of the overall feedback loop are given in Fig. 14.b.   
Design Example 3  
Design a 2 kW, Class A PFC with rv2=1%, φm=70º, overall bandwidth as high as possible and taking into account the fact that 
the maximum value of K is limited to 0.4 due of the actual characteristics of the controller used . In this case, the more restrictive 
limit is the one imposed on K (which implies ω0/ωL = 0.89, Fig 9.a), since the limit imposed by the power processed by the PFC 
leads to a higher value of ω0/ωL (ω0/ωL = 1.09, from Fig 12.a). Therefore, the maximum bandwidth attainable in these conditions 
is ω0 = 0.89ωL, which means 44.65 Hz in the case of the European line and 53.58 Hz in the case of the American line. From Fig. 
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11.a, the value of the PF is 0.971, whereas the THD is 18.2 % (Fig. 11.b). The compensator parameters obtained from Fig. 10 are 
ωAp = 2.15ωL (which means 107.5 Hz for the European line and 129 Hz for the American line) and ARm = 0.547VAdc/( rv2·Vo·β). 
The values of ΦL obtained from Fig. 9 is 25.9º. The maximum power that the PFC could process that is compatible with the 
regulations would be Pgmax = 2.875 kW (from Fig. 12.a), which is higher than the actual converter power. Finally, the main 
waveforms and the Bode plots of the overall feedback loop are given in Fig. 14.c.   
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(c) 
Fig. 14: Main waveforms (left) and Bode plots of the overall feedback loop (right) for the different 
design examples: a) Design Example 1. b) Design Example 2. c) Design Example 3.      
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Design Example 4  
Design a 500kW Boost PFC, Universal line voltage, 400 V output voltage, compliance with the EN 61000-3-2 regulations in the 
four classes, with rv2=1%, φm=60º, overall bandwidth as high as possible and taking into account the fact that the maximum value 
of K is limited to 0.75 due of the actual characteristics of the controller used. In this case, the more restrictive limit is the one 
imposed by Class C of the regulations (ω0/ωL = 1.24, from Fig 13), since the limit imposed on K leads to a higher value of ω0/ωL 
(ω0/ωL = 1.36, from Fig 9.a). A ratio of 1.2 is finally chosen for ω0/ωL  (to have a security margin), which means that the 
maximum bandwidth attainable is 60 Hz, corresponding to the case of operating from the European line, which is the worst case. 
The compensator parameters obtained from Fig. 10 are, approximately, ωAp = 2ωL (which means 100 Hz) and ARm = 
0.851VAdc/( rv2·Vo·β). The values of K and ΦL obtained from Fig. 9.a and Fig. 9.b are about 0.6 and 20º, respectively. This design 
example was chosen to build the prototype used to obtain the experimental results.    
VI. EXPERIMENTAL AND SIMULATED RESULTS    
Both experimental and simulated results of a PFC with an appreciable transient response were obtained from a prototype of a 
Boost PFC. The main specifications of this converter are the following:  
• Input voltage: 85-265 V. 
• Input power: 500 W. 
• Output voltage: 400 V. 
• Relative ripple: 1%, approximately. 
• Switching frequency: 100 kHz. 
• Power MOSFET: SPW47N60C3 (Infineon) 
• Power diode: STTA2006 (ST). 
• Controller: UC3854B (Texas Instruments) 
• Main inductor: 329 μH, 35 turns, Molybdenum Permalloy Powder core (Arnold, μr=125, OD=1.84 in). 
Figure 15 shows the experimental results corresponding to a load step (1/3 to 1) obtained in closed-loop operation and when the 
line voltage is 230 V. As this figure shows, the average value of the output voltage fits the theoretical value very well. It should be 
noted that the PFC reaches the steady-state in about 10 ms and the overshoot is about 15%, which fits the values expected for 
these quantities from the values of ω0/ωL and φm. The line current and its harmonics (also when the line voltage is 230 V) are 
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given in Fig. 16 and in Fig. 17, respectively. As can be seen from the latter figure, the line harmonics are always below the limits 
imposed by EN 61000-3-2 for the four Classes. Due to the fact that ωo/ωL=1.2 and φm=60º, the harmonic content is near the 
limit imposed by the regulations for Class C equipment (see Fig. 13 and Fig. 17). Finally, some simulated results obtained using 
PSPICE are shown in Fig. 18, where they are compared with the results obtained according to the model developed in [22] and 
used here to close the output-voltage feedback loop. The simulated circuit is the one used in [21] for the same purpose. Each 
waveform was obtained for a specific value of ω0/ωL, φm and rv2 and always when the line voltage is 230 V. Also in these cases, 
the simulated and the predicted results fit very well.  
VII. CONCLUSIONS 
When a PFC is designed with a relatively-wide bandwidth compensator in the output-voltage feedback loop, its behaviour is 
different to that obtained with a narrow-bandwidth compensator. This is because of the influence of the voltage ripple that is 
present on the control signal. The design of the PFC output-voltage feedback loop determines its final dynamic behaviour, which 
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Fig. 15: Output voltage evolution after a load step which increases the output current threefold. 
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Fig. 16: Line current at full load. 
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can be optimized to achieve the maximum bandwidth compatible with compliance with existing regulations regarding the injection 
of line harmonics and with converter stability. The design of this feedback loop has been approached in this paper. The results 
obtained show that the maximum crossover frequency attainable by a PFC with a standard compensator and compatible with a 
reasonable value of the phase margin (around 60º) is about 1.5 times the line frequency (i.e., 75 Hz in the case of the European line 
frequency and 90 Hz in the American case). This is also the actual limit for Class D equipment (power < 600 W). For Class A and 
Class B equipment, the maximum crossover frequency (for a given phase margin) depends on the power processed by the PFC (see 
Fig. 12). However, the actual maximum crossover frequency attainable in Class C equipment does not depend on the power and is 
lower than that corresponding to Classes A, B and D. It is thus about 1.25 times the line frequency for a phase margin of 60º, as 
Fig. 13 shows. Finally, the design procedure presented in this paper has been verified by both simulation and experimental results.  
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Fig. 17: Main line harmonics and the limits in all classes. 
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